DEFINITION OF 8086 PORTS June 5, 1979

IOP PORTS

Address 0002	R/W R/W	Bits 8-15 8 9 10 11 12 13 14 15	Description Interrupt Control Register Select 60 Hz Interrupt Select KeyBoard Interrupt Select A/D Converter Interrupt Select 30 Hz Display Interrupt Select EIA Interrupt Select Disk Controller Interrupt Select System Interrupt Select Main Memory Parity Interrupt
0020	W	8-15 8 9 10 11 12 13 14 15	Processor Control Register Boot Sequence Done Processor Lock Battery Charger On Disable ROM(Enable Main Memory) Correction Off & CR4 Off(msb) CR3 Off CR2 Off CR1 Off(lsb)
0042 0044 0048 004A 004C 004E	R R W W W	8-15 12-15 12 13 14 15 8-15	Read KeyBoard Data Read KeyBoard/FIFO Status FIFO Out Ready FIFO In Ready Data Received Data Sent UART+KBD Control Register UART+KBD Data(Turn KBD On) KBD Data Reset KBD Chip Reset
0060	W	0 1 2 3 4 5 6 7	Set D/A FIFO Sample & Hold Select D/A Sample & Hold Channel A Select D/A Sample & Hold Channel B Select D/A FIFO Frequency 0 Select D/A FIFO Frequency 1 Select D/A FIFO Frequency 2 Tablet X On Tablet Y On

Address 00A0 00A0 00A2 00A2 00A4 00A4	R/W W R W R W R	Bits 8-15 8-15 8-15 8-15 8-15 8-15 8-11 12-14	Description DataBus to PPI Interface PortA PPI Interface PortA to DataBus DataBus to PPI Interface PortB PPI Interface PortB to DataBus DataBus to PPI Interface PortC PPI Interface PortC to DataBus Bit Set/Reset Flag(0=active) Dont Care Bit Select(0-7) Bit Set/Reset(0=reset;1=set)
00A6	W	8-15 8 9-10 11 12 13	Load PPI Control Register with Mode Def. Mode Set Flag(1=active) Group A-Mode Selection 00=Mode 0;01=Mode 1;1x=Mode 2 Group A-Port A(0=output;1=input) Group A-Port C-Upper(0=output;1=input) Group B-Mode Selection 0=Mode 0;1=Mode 1 Group B-Port B(0=output;1=input)
00C0	W	15 0-11	Group B-Port C-Lower(0=output;1=input) Load D/A Converter
0100	W	0-1	Input/Output Control Register A/D Converter Speed 0=3 KHz 1=4 KHz 2=6 KHz 3=12 KHz
		2 3 4-6	CRT Timing Control(0=stop;1=go) Disk Master Reset(0=reset) Bit Clock Speed 0=4.5 MHz 1=5.14 MHz 2=6.0 MHz 3=7.2 MHz 4=9.0 MHz 5=12 MHz 6=18 MHz
		7-9	7=24 MHz A/D Source 0=Tablet X 1=Tablet Y 2=+5 Voltage 3=+12 Voltage 4=Battery Output Voltage 5=External Analog 0 6=External Analog 1
		10 11 12 13 14 15	7=External Analog 2 Select Drive 0(1=select) Select Drive 1(1=select) Select Drive 2(1=select) Select Side(0=side 0;1=side 1) +5 Voltage Control(0=off;1=on) +12 Voltage Control(0=off;1=on)

Address 0120	R/W W	Bits 8-15 0X 1X 2X 4X-5X 6X-7X 8X-9X AX-BX C4 DF E4-E5	Description Disk Command Register(low true logic) Restore(type 1) Seek(type 1) Step(type 1) Step In(type 1) Step Out(type 1) Read Command(type 2) Write Command(type 2) Read Address(type 2) Force Interrupt(type 4) Read Track(type 3)
	R	F4 8-15 8 9 10 11 12 13	Write Track(type 3) Read Disk Status(low true logic) Disk Not Ready Write Protected Head Loaded(type 1 commands) Write Fault(write commands) Seek Error CRC Error Track 0(type 1 commands) Lost Data(type 2 & 3 commands) Index(type 1 commands) DR Full(read commands) DR Empty(write commands)
0122 0124 0126	R/W R/W R/W	8-15 8-15 8-15	Disk Track(0 to 34[22H])(low true logic) Disk Sector(1 to 9)(low true logic) Data Register(low true logic)
0140 0142 0144 0146 0148 014A 014C	W W W W W W	8-15 8-15 8-15 8-15 8-15 8-15	Load CRT Control Register 0 Load CRT Control Register 1 Load CRT Control Register 2 Load CRT Control Register 3 Load CRT Control Register 4 Load CRT Control Register 5 Load CRT Control Register 6
0150 0152 0154 0156 0158 015A 015C	R R W W W W	8-15 8-15 8-15 8-15	Read CRT Cursor Line Address Read CRT Cursor Character Address Reset Chip Scroll Up Load CRT Cursor Character Address Load CRT Cursor Line Address Start Timing Chain
0160	W	0-15	Load (Display Starting Address)/8
01A0 01A2 01A8 01AA 01AC 01AE	R R W W W	8-15 8-15 8-15 8-15	Read EIA Status Read EIA Data Load EIA Control Register Load EIA Data Reset EIA Data Resct EIA Chip
01C0	R	8-15	Read A/D Converter
01E0	W	15	Select CRT(0=internal;1=external)


EP PORTS


Address 0800	R/W R/W	Bits 0-4 0 1 2 3 4	Description Interrupt Control Register Select Local Memory Parity Interrupt Select Main Memory Parity Interrupt Select System Interrupt Select 60 Hz Interrupt Select Illegal Address Interrupt Interrupt on FFFC0 thru FFFDF
1000	R/W	8-15	PPI Interface(Same as 00A0)
2000	W	8-15 8 9 10 11 12 13 14 15	Processor Control Register LED1 Local RAM Parity LED2 LED3 LED4 LED5 Select ROM LED6 Select Processor Lock LED7 Enable Local RAM Parity LED8 Disable Local RAM
4000	W		Clear Parity on Local RAM


SPECIAL MEMORY LOCATIONS

Address FFFEA	R/W W	Bits 9 10 11 12-15	Description Processor Reset Processor Boot Processor Interrupt Processor Address(2=IOP;7=EP)	
FFFEC	R	1 2-7 8-15	Parity Error Report Parity Bit Parity Error Report Syndrome Bits Parity Error Report High Order Address	
FFFEE	R	0-15	Parity Error Report Low Order Address	
Address 00000 00004 00008 0000C 00010 00014 :	Standard 8086 Interrupt Locations Divide by 0 Interrupt Single Step Interrupt None Masked Interrupt Break Point Interrupt Over Flow Interrupt INT 05 Interrupt			
003FC	INT FF In	terrupt		
Address 00080 00084 00088 0008C 00090 00094 00098 0009C	IOP Interrupt Locations Main Memory Parity Interrupt System Interrupt Disk Interrupt EIA Interrupt 30 Hz (OddInt) Interrupt A/D Interrupt KeyBoard Interrupt 60 Hz Interrupt			
Address 00080 00084 00088 0008C 00090	EP Interrupt Locations Local Memoory Parity Interrupt Main Memory Parity Interrupt System Interrupt 60 Hz Interrupt Illegal Address Interrupt			


IOP PORTS







EP PORTS



SPECIAL MEMORY LOCATIONS

